In this paper, we propose a simulation-before-test (SBT) 
INTRODUCTION
The evolutionary trend in very large scale integrated (VLSI) circuits technology fuelled by fierce industrial competition to reduce integrated circuits cost and time to market has driven to design and manufacture very complex ICs including digital, analog and mixed parts in the same chip, this approach is known as system-on-chip (SoC). Due to the increasing complexity and chip scale of SoCs, design and testing have become a real challenge to ensure the functionality and quality of the product [1] [2] .
PHYSICAL DEFECTS IN CMOS ANALOG INTEGRATED CIRCUITS
In analog CMOS technology, faults are further classified into catastrophic (open and bridging) and parametric faults. When a catastrophic defect occurs, the topology of the circuit is changed. In fact, a bridging defect is a short circuit between two or more nets on a die [7] . While an open circuit defect can result from missing metal material in the transistor interconnects. In this paper, we address the most likely defects of open-circuit type occurring in analog CMOS circuits during the manufacturing process.
I DDQ testing is a popular technique used to detect defects causing quiescent current elevation in VLSI CMOS circuits. This technique involves online monitoring of the power supply current. Usually, bridging faults induce an elevated I DDQ current. Consequently these faults can be easily detected using a Built In Current Sensor (BICS) [1] [2] [3] [4] [5] [6] [7] [8] [9] . On the other side, open circuit faults, may decrease or cause only a small rise in I DDQ current that can not be detected by the built in current sensor. Accordingly, I DDQ testing cannot detect some of the open faults which result in decrease of the quiescent current. However, it has been shown that I DDQ testing can be an excellent complement test [10] .
In this paper, we consider that the use of I DDQ testing with the proposed technique involves the coverage of catastrophic (open and short) and parametric faults in CMOS analog ICs.
THE PROPOSED TEST APPROACH
In this section, we introduce a novel test technique that serves to diagnose analog ICs, and distinguish a fault free from a faulty circuit with respect to open defects model. This technique is based on analysing both FFT of the output signal and the power consumption of the circuit under test.
On the other hand, the Fast Fourier Transform (FFT) provides the means of transforming a signal defined in the time domain into one defined in the frequency domain. It has been widely used in signal processing and instrumentation which are based on spectral analysis [11] , [8] .
The measured power consumption in our methodology is the average power consumed by the faulty circuit. Its value is obtained by SPICE simulation. In this work, we show that the value of this power is fault dependent. In fact, each open circuit injected in the circuit under test causes a well-defined and specific power consumption value that can be used to detect the fault and even locate the defect. In our investigation, we prove that the correlation between the injected fault and its power consumption, and FFT spectrum can be used as unique signature to build the fault dictionary. The proposed test procedure consists of six steps:
Step 1: defining the target set of faults:
The set of faults to be tested is previously defined. This set contains typical parametric and catastrophic faults. The set of faults to consider is the most likely faults type open-circuit occurring during the manufacturing process of ICs. This set of faults includes defects in contacts metal/poly, N+ diffusion /metal and P+ diffusion /metal. In fact, the NMOS transistor contains N+diffusion/metal contacts which connect the metal and the N+diffusion levels in order to form the drain and the source of the considered transistor. As shown in the figure above, the PMOS transistor contains P+diffusion/metal contacts which connect the metal and the P+diffusion levels in order to form the drain and the source of the considered transistor.
The figure below presents an NMOS mirror current containing a Metal/ploy contact. The most likely defects of open-circuit type occurring in analog CMOS circuits during the manufacturing process can be simulated by providing a realistic missing material in the transistor interconnects at the layout level.
Step 2: Defining the set of test measurements:
This set includes all properties and test parameters which can be monitored during the test phase. In the case study section, we consider the FFT spectrum of the output signal of the CMOS OPA with injection of the faults under investigation. In addition, we consider the value of power consumed by the IC during the test time.
Step 3: Selection of the stimulus signal:
The stimuli used are sinusoidal waveforms. So, the first step is to choose the adequate input amplitude and frequencies. The input signal amplitude should not saturate the circuit (e.g. filter, amplifier) in the absence of faults. Thus, the frequency value applied must optimize the observability of all faults. Therefore, selected frequency range should allow the detection and location of most open faults occurring in the circuit under test. This problem is solved by successive simulation runs to determine optimal values of amplitude and frequency range.
Step 4: Fault injection and circuit simulation:
Defects causing the faults to be detected are injected and simulated at post-layout level. Furthermore, for each defect injected, an FFT analysis and a power consumption measurement are performed on the faulty circuit to be compared to the fault-free ones.
The set of faulty responses constitute the faulty signature of the circuit under test. Obtaining the faulty signature constitutes the first step to build the fault dictionary.
Step 5: Fault dictionary construction:
The fault dictionary is a collection of potential faulty and fault-free responses. The signatures obtained will be stored in the dictionary. This dictionary involves for each fault a correspondence between the faulty circuit responses and the defect sites.
When testing, the circuit under test is excited with the same input stimulus. The response parameters obtained are compared to the stored ones and the most similar one will be taken as solution.
Step 6: Physical defect characterization
Once the fault is detected and the defect site is located, we proceed to the physical characterization of the defect. The test is considered achieved and conclusive when the failure causing the defect is determined, localized and corrected.
CASE STUDY
In order to evaluate the merit of the proposed test technique, we apply the above mentioned test procedure steps on an operational amplifier circuit (OPA).
The CMOS operational amplifier
The operational amplifier (OPA) under test is a two stage amplifier, having a differential input amplifier and single-ended output stage. In general, an operational amplifier has three functional blocks [12] :
• A differential stage input to amplify the differential input of the amplifier.
• A floor conversion following the differential amplifier stage is responsible to producing a single output which is referenced to the ground.
• A secondary gain stage having an active common source to obtain an additional gain. The second stage amplifier contains a common source N-channel formed by the transistor M 6 loaded by the current source formed by P-channel transistor M 7 [12] .
The transistors are sized to have a bias current of 100µA intensity and an amplifier's quiescent current I DDQ equal to 500µA. The operational amplifier is implemented in full-custom 0.25µm CMOS technology [13] . For this technology, the appropriate supply voltage VDD is equal to 2.5V while VSS is the ground (GND). SPICE simulations of the post-layout extracted OPA, which includes all parasitic, are used to demonstrate that this amplifier has an acceptable electrical behaviour. The layout of the amplifier is as shown in Fig.5 . Figure 8 demonstrates the I DDQ current of the fault free OPA circuit. The average value of this current is equal to 0.5 mA as expected. We note also, that all bridging faults involve a large difference between normal operating current and current under faulted condition. These faults can be, therefore, detected by I DDQ testing. However, it is not the case for open circuit faults. The proposed test technique is adequate for these faults, which are not covered by I DDQ testing.
3.2.I DDQ current in the fault free circuit
Thus, when the value of the I DDQ current is 0.5 mA we assume that there are no short-circuit defects, but it is not guaranteed that the circuit don't contain open-circuit defects.
3.3.I DDQ current in the faulty circuit
We now inject a single bridging fault in the OPA between the source and the gate of the transistor M 5 as shown in Fig.9 . This Bridging fault is placed in the CMOS amplifier design using fault injection NMOS transistors (FIT). When the gate of the fault injection transistor is connected to V DD , the FIT is activated and consequently the fault is injected [1] . Figure 10 shows the I DDQ current waveform in presence of the bridging fault. We can notice the increase of the I DDQ current that was sensitive to the fault injected between the source and gate of the transistor M 5 . The I DDQ current value is equal to 0.757mA. In fact, this value should be equal to 0.5 mA in absence of any bridging fault. This increase in current which is equal to 257 µA can be easily detected using a well dimensioned built in current sensor (BICS).
I DDQ testing technique is efficient for bridging defects which induce the increase in the I DDQ current. However, it is not appropriate for open circuit defects because, in most cases, this type of defect engenders the reduction of this current and then it goes undetected.
To illustrate the idea, we inject an open circuit defect in the contact metal/poly connecting the gate and the drain of the transistor M 3 . Fig.11 shows the I DDQ current waveform after the injection of this defect. In this case, the current I DDQ flowing in the circuit decreases until reaching 0 mA.
Proposed technique applied to the OPA circuit

The fault-free circuit simulation results
In order to check the circuit's capability for realistic circuit defects, we simulate the amplifier in absence of any fault. The frequency of the input signal is fixed at 125MHZ and the power consumption is 1.218 mW. The simulation result is shown in Figure 13 . Figure 13 : FFT specter of the output signal ofthe fault free circuit Figure 13 shows the FFT of the output signal of the faulty free CMOS amplifier. From this figure, we notice that the fundamental frequency of the output signal is also equal to 125MHZ as the input frequency signal. In absence of any fault, the FFT presents a fundamental's amplitude equal to 80.3 mV and 5 harmonics.
4.2.The faulty circuit simulation results
To prove the efficiency of the proposed approach some likelihood faults type open-circuit are intentionally injected in the layout of the OPA.
Fault 1
The first fault (Fault 1) simulated is an open in the contact metal/poly connecting the gate and the drain of the active resistance formed by the transistor M 9 as shown by the Fig.14 . When the fault is injected at the metal level, the fundamental amplitude is equal to 2.35 mV while the power dissipated decreases to reach 3.193 µW. When the fault is injected at the poly level the fundamental amplitude is equal to 2.24 mV while the power dissipated decreases to reach 0.743µW (see table 1 ).
Metal Poly
Frequency (MHZ) 40 40
Amplitude of the fundamental (mV) 
FAULT 2
The second injected and simulated fault ( Fault 2) is an open in the contact metal/poly connecting the gate and the drain of the transistor M 3 . Figure 16 shows the location of this fault. Table 2 , we deduce that the injection of the defect in either the metal or the poly generates the same fundamental frequency but it changes the amplitude of the fundamental frequency and the power dissipated by the circuit.
Fault 3
The third fault injected and simulated is an open in the contact metal / poly connecting the gate of the transistor M 6 and the drain of the transistor M 4 . Fig.18 shows the location of this fault. In this case, we obtain the same FFT spectrum either at the metal or at the poly level. But only the power consumption has changed as it is indicated in the table below.
Metal Poly
Frequency (MHZ)
40
FAULT 4
The open fault is injected in the contact metal / poly connecting the gate and the drain of the transistor M 8 as shown in Figure 20 . in the Poly). Also, in this case, we obtain the same FFT spectrum either at the metal or at the poly level, the same fundamental amplitude and the same power consumption as it is indicated in the table below.
Metal Poly
Frequency (MHZ) 125 125
Amplitude of the fundamental (mV)
41.7 41.7
Power Consumption (µW)
1.917 1.917 Table 5 shows the frequency and the amplitude of the fundamental and the power consumed by the circuit after the injection of fault 5. In the same way, we have simulated all open circuit defects that can occur in all contacts N+ diffusion/metal existing in the CMOS operational amplifier.
Metal
Fault 6
Open fault is injected in the contact P+ diffusion/metal of the transistor M 1 . Fig.23 presents the FFT of the output signal of the faulty CMOS amplifier. Table 6 , we deduce that the injection of the defect in either the metal or the P+ diffusion generates the same fundamental frequency, the same amplitude of the fundamental and the same power dissipated by the circuit. In the same way, we have simulated all open circuit defects that can occur in all contacts P+ diffusion/metal existing in the CMOS operational amplifier.
Building the fault dictionary
Fault diagnosis is important in improving the design process and the manufacturing yield of ICs. In this work, a fault dictionary is used to detect and locate the open faults that can occur in the OPA. The dictionary is built by simulating the post-layout circuit and injecting the defects. Then, the responses corresponding to each fault considered (Frequency, Fundamental amplitude, Power consumption) are stored in a table. The table 7 presents this dictionary.
In the failure analysis laboratory, the circuit under test is excited with the same input stimulus chosen while building the fault dictionary. Using appropriate test equipment, the next step is to obtain the output FFT spectre and the power consumption value of the circuit under test. Then, the responses obtained are compared with the stored ones.
As shown in table 7, the fault dictionary table is divided in two parts: the fault signature and the defect localisation. The fault signature part contains the frequency, the fundamental amplitude and the power consumption of the circuit under test. Using this signature we can locate the defect site. In absence of any fault the frequency of the fundamental is equal to 125 MHz, the fundamental amplitude is 80.3 mV and the power consumption is 1218 µW. These values correspond to the signature of the fault free circuit.
When the frequency of the output of the OPA is 40MHZ, the fundamental amplitude is 0.3mV and the power consumption is equal to 793µW we consider that the circuit is faulty and the defect corresponding is D7. Consequently, this fault signature correspond to an open circuit defect located at the metal or at the N+ diffusion level in the contact N+ diffusion/Metal connecting the drain and the N+ diffusion of the transistor M6.
When the frequency of the output of the OPA is 125MHZ, the fundamental amplitude is 41.7 mV and the power consumption is equal to 990µW we consider that the circuit is faulty and the defect corresponding is D8. So, this faulty signature correspond to an open circuit defect which can be located either at the metal or at the P+ diffusion level in the contact P+ diffusion/Metal of the transistor M8.Conclusion
CONCLUSION
This paper has presented a novel test methodology based on a fault dictionary for the detection of open circuit faults occurring in CMOS analog circuits.
The method is based on comparing the spectral analysis and power consumption measurement of the fault free and faulty circuit. We used post-layout circuit to insure that parasitic are included and the model is realistic.
This approach is able to discriminate between the fault free circuit and the faulty one with respect to open fault model. It is also capable of localizing the defect site using the fault dictionary. Simulation results show that the technique is effective and can easily be implemented in the SOC environment. It can also be easily used with an I DDQ testing technique to achieve coverage of catastrophic faults (open and short) in the analog blocks or analog functions embedded in mixedsignal or analog cores. As a future work, we can plan extending the proposed technique to multiple fault analog circuit testing and analysis.
